

Five-Channel Differential 2:1 Super Speed & Two Normal Speed Signal Mux/DeMux

1.Descriptions

The FSW6860 is a high-speed and normal-speed bidirectional passive switch in mux or demux configurations.

The FSW6860 suited for suited for USB Type-C™ application supporting USB 3.1 Gen 1 data rate-s. Based on control pin SEL, the device provides switching on differential channels between Port A or Port B to Port COM. The FSW6860 is a generic analog differential passive switch that can work for any high-speed interface applications requiring a common mode voltage range of 0 to 2 V and differential signaling with differential amplitude up to 1800 mVpp. It employs adaptive tracking that ensures the channel remains unchanged for the entire common mode voltage range. Excellent dynamic characteristics of the device allow high-speed switching with mini-mum attenuation to the signal eye diagram with very little added jitter. It consumes <2mW of power when operational and has a shutdown mode exercisable by EN Pin resulting <20uW.

The FSW6860 normal speed signal is a single, bidirectional, single-pole/ double-throw (SPDT) CMOS analog switch. It target applications for audio switching. It features guaranteed on-resistance matching between switches and guaranteed on-resistance flatness over the signal range. This ensures excellent linearity and low distortion when switching audio signals.

2.Features

High Speed Channel :

- Five-Differential Channel 2:1 Mux/DeMux
- USB 3.1 Super Speed Switch
- USB 3.1 High Bandwidth: 7.5GHz @-
- 3dB BW
- Supports both AC coupled and DC coupled signals
- Isolation: -39dB @ 5GHz
- Crosstalk: -41dB @ 5GHz
- ESD Tolerance: 2kV HBM
- Low bit-to-bit skew, Bidirectional
- Normal Speed Signal:
- High Bandwidth: 600MHz @-3dB
- High Off-Isolation: -100dB at 100KHz
- Low Channel to Channel Crosstalk: 97dB @100KHz


3.Applications

- USB Type-C Ecosystem
- Desktop and Notebook PCs
- Server/Storage Area Networks
- PCI Express Backplanes
- Shared I/O Ports
- FPD LinkII and FPD LinkIII Switching


4. Order information

Mode	Package	Specified Temperature range	Ordering Number	Packing Option
FSW6860	QFN6x6-48L	-40℃ to +85℃	FSW6860YQFN48G/TR	Tape and Reel,3000

5. Application Information




6. Pin Configuration




Pin#	Pin Name	Signal Type	Description
1	NC	/	Not Connected
2	S11	I	Select Pin, See Truth Table L:Port A1 to B01 H:Port A1 to B11
3	VCC2	Power	Positive Supply Voltage
4	B11	I/O	Analog/Digital Signal Port1 (Normally open)
5	COMAN	I/O	Negative differential signal 1 for USB 3.1 port COM
6	COMAP	I/O	Positive differential signal 1 for USB 3.1 port COM
7	COMBN	I/O	Negative differential signal 2 for USB 3.1 port COM
8	COMBP	I/O	Positive differential signal 2 for USB 3.1 port COM
9	COMCN	I/O	Negative differential signal 3 for USB 3.1 port COM
10	COMCP	I/O	Positive differential signal 3 for USB 3.1 port COM
11	COMDN	I/O	Negative differential signal 4 for USB 3.1 port COM
12	COMDP	I/O	Positive differential signal 4 for USB 3.1 port COM
13	GND2	Ground	Power Ground
14	COMEN	I/O	Negative differential signal 5 for USB 3.1 port COM
15	COMEP	I/O	Positive differential signal 5 for USB 3.1 port COM
16	SEL	I	Select Pin, See Truth Table. L:Port COM to Port A H:Port COM toPort B
17	_EN	I	Enable Pin, Active Low
18	DA4P	I/O	Positive differential signal 4 for USB 3.1 port A
19	DA4N	I/O	Negative differential signal 4 for USB 3.1 port A
20	DA2P	I/O	Positive differential signal 2 for USB 3.1 port A
21	DA2N	I/O	Negative differential signal 2 for USB 3.1port A
22	DB3P	I/O	Positive differential signal 3 for USB 3.1 port B
23	DB3N	I/O	Negative differential signal 3 for USB 3.1 port B
24	GND3	Ground	Power Ground
25	DB4P	I/O	Positive differential signal 4 for USB 3.1 port B
26	DB4N	I/O	Negative differential signal 4 for USB 3.1 port B
27	DA3P	I/O	Positive differential signal 3 for USB 3.1 port A
28	DA3N	I/O	Negative differential signal 3 for USB 3.1port A
29	DB2P	I/O	Positive differential signal 2 for USB 3.1 port B
30	DB2N	I/O	Negative differential signal 2 for USB 3.1 port B
31	DB1P	I/O	Positive differential signal 1 for USB 3.1 port B
32	DB1N	I/O	Negative differential signal 1 for USB 3.1 port B
33	DB0P	I/O	Positive differential signal 0 for USB 3.1 port B
34	DB0N	I/O	Negative differential signal 0 for USB 3.1 port B
35	VCC3	Power	Positive Supply Voltage
36	GND4	Ground	Power Ground
37	NC	/	Not Connected
38	DA1P	I/O	Positive differential signal 1 for USB 3.1 port A
39	DA1N	I/O	Negative differential signal 1 for USB 3.1 port A

40	DA0P	I/O	Positive differential signal 0 for USB 3.1 port A
41	DA0N	I/O	Negative differential signal 0 for USB 3.1 port A
42	B02	I/O	Analog/Digital Signal Port2 (Normally closed)
43	A2	I/O	Common Signal Port2
44	B12	I/O	Analog/Digital Signal Port2 (Normally open)
45	VCC2	Power	Positive Supply Voltage
46	S12	I	Select Pin, See Truth Table L:Port A2 to B02 H:Port A2 to B12
47	B01	I/O	Analog/Digital Signal Port1 (Normally closed)
48	A1	I/O	Common Signal Port1

7. Block Diagram





8.Truth Table

_OE	SEL	Channel
High	X	X
Low	Low	A
	High	B
_OE	S11	Channel
High	X	X
Low	Low	B01
	High	B11
_OE	S12	Channel
High	X	X
Low	Low	B02
	High	B12

9. Absolute Maximum Ratings

(Above which useful life may be impaired. For user guidelines, not tested.)

Parameter	Range
Storage Temperature	-55°C to +150°C
Junction Temperature	125°C
High Speed Channel	
Supply Voltage to Ground Potential, VCC3	-0.5V to +5.5V
Super Speed Data Channel TX / RX	-0.5V to 3.8V
DC Input Voltage	-0.5V to VCC3
DC Output Current	50mA
Power Dissipation	300mW
Normal Speed Channel	
Supply Voltage, VCC1, VCC2	-0.3~6.5V
Control Input Voltage	-0.3 ~ 6.5V
Continuous Current Through A1, B01, B11	±100mA
Continuous Current Through A2, B02, B12	±100mA
Peak Current Through A1, B01, B11 (pulsed at 1ms 50% duty cycle)	±200mA
Peak Current Through A1, B01, B11 (pulsed at 1ms 50% duty cycle)	±200mA
Thermal resistance	350°C/W

Notes:

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

10. Electrical Characteristics

(High speed channel, $T_A=25^{\circ}\text{C}$, $V_{CC}(V_{CC3})=3\text{V}$, unless otherwise specified)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Power Supply (High Speed Channel)						
VCC Quiescent Current	I_Q	SEL=0 or VCC, $\overline{\text{EN}}=0$			28	μA
Power-down Current	I_{PO}	SEL=0 or VCC, $\overline{\text{EN}}=V_{CC}$			1	μA
DC Characteristics (High Speed Channel)						
Input logic high	V_{IH}	$V_{CC}=1.8\sim 4.5\text{V}$	1.6			V
Input logic low	V_{IL}	$V_{CC}=1.8\sim 4.5\text{V}$			0.4	V
$\overline{\text{EN}}$ Internal pull-up resistor	R_{UP}			2		$\text{M}\Omega$
SEL Internal pull-down resistor	R_{DN}			2		$\text{M}\Omega$
On-Resistance for TX/RX	R_{ON_HS}	$V_{IS}=1.5\text{V}$ $I_{ON}=8\text{mA}$		6.5		Ω
R_{ON} Matching Between Channels	R_{MATCH}	$V_{IS}=0$ to 1.2V $I_{ON}=8\text{mA}$		0.1		Ω
AC Characteristics (High Speed Channel)						
Enable Time $\overline{\text{EN}}$ to Output	t_{EN}	$R_L=50\Omega$ $C_L=0\text{pF}$ $V_{IS}=0.6\text{V}$		80	150	μs
Disable Time $\overline{\text{EN}}$ to Output	t_{DIS}	$R_L=50\Omega$ $C_L=0\text{pF}$ $V_{IS}=0.6\text{V}$		40	250	nS
Turn-On Time SEL to Output	t_{ON}	$R_L=50\Omega$ $C_L=0\text{pF}$ $V_{IS}=0.6\text{V}$		400	1200	nS
Turn-Off Time SEL to Output	t_{OFF}	$R_L=50\Omega$ $C_L=0\text{pF}$ $V_{IS}=0.6\text{V}$		130	800	nS
Break-Before-Make Time	t_{BBM}	$R_L=50\Omega$ $C_L=0\text{pF}$ $V_{IS}=0.6\text{V}$		250	500	nS
Propagation Delay	t_{PD}	$R_L=50\Omega$ $C_L=0\text{pF}$ $V_{IS}=0.6\text{V}$		0.25		nS
Off Isolation	Off	$R_L=50\Omega$ $f=5\text{GHz}$ $V_{IS}=0.2V_{PP}$, See Fig.2		-39		dB
Crosstalk	X_{TALK}	$R_L=50\Omega$ $f=5\text{GHz}$ $V_{IS}=0.2V_{PP}$, See Fig.1		-41		dB
-3dB Bandwidth	BW_{-3dB}	$R_L=50\Omega$ $C_L=0\text{pF}$ Signal 0dBm		7.5		GHz
Insertion Loss	IL	$f=5\text{GHz}$		-1.48		dB
Return Loss	RL	$f=5\text{GHz}$		-12.62		dB
Capacitance (High Speed Channel)						
Switch On Capacitance	C_{ON}	$V_{Bias}=0.2\text{V}$, $f=1.5\text{GHz}$		1.5		pF
Switch Off Capacitance	C_{OFF}	$V_{Bias}=0.2\text{V}$, $f=1.5\text{GHz}$		1.0		pF

(Normal Speed Channel, $T_A=25^{\circ}\text{C}$, $V_{CC}(V_{CC1,2})=3.3\text{V}$, unless otherwise specified)

Parameter	Symbol	Conditions	Min.	Typ.	Max	Unit
DC Characteristics (Normal Speed Channel)						
Input logic high level	V_{IH}	$V_{CC}=3.3\sim 5.5\text{V}$	1.6			V
		$V_{CC}=1.5\sim 3.3\text{V}$	1.4			V
Input logic low level	V_{IL}	$V_{CC}=3.3\sim 5.5\text{V}$			0.6	V
		$V_{CC}=1.5\sim 3.3\text{V}$			0.4	V
Supply quiescent current	I_{CC}	$I_A=0$, $V_{SEL}=0$ or $V_{SEL}=V_{CC}$			2.0	μA
Increase in I_{CC} per input	I_{CCT}	$I_A=0$, $V_{CC}=4.5\text{V}$ $V_{SEL}>1.8$ or $V_{SEL}<0.5$			2.0	μA
Off state leakage from A1 to B01 (or B11)	I_A	$V_A = 5.5\text{V}$, $V_{B01(\text{or } B11)} = 0\text{V}$			± 2.0	μA
Off state leakage from A2 to B02 (or B12)	I_A	$V_A = 5.5\text{V}$, $V_{B02(\text{or } B12)} = 0\text{V}$			± 2.0	μA
On-Resistance	R_{ON1}	$V_A=0 \sim 0.5\text{V}$, $I_A=30\text{mA}$		3.0	3.5	Ω
	R_{ON2}	$V_A=0.5 \sim 2.0\text{V}$, $I_A=30\text{mA}$		3.6	3.9	Ω
	R_{ON3}	$V_A=2.0 \sim 4.0\text{V}$, $I_A=30\text{mA}$		2.5	3.5	Ω
	R_{ON4}	$V_A=4.0 \sim 5.5\text{V}$, $I_A=30\text{mA}$		1.5	1.8	Ω
On-Resistance Flatness	R_{FLAT1}	$V_A=0 \sim 0.5\text{V}$, $I_A=30\text{mA}$		0.7		Ω
	R_{FLAT2}	$V_A=0.5 \sim 2.0\text{V}$, $I_A=30\text{mA}$		0.5		Ω
	R_{FLAT3}	$V_A=2.0 \sim 4.0\text{V}$, $I_A=30\text{mA}$		1.6		Ω
	R_{FLAT4}	$V_A=4.0 \sim 5.5\text{V}$, $I_A=30\text{mA}$		0.3		Ω
On-Resistance Matching Between Channels	ΔR_{ON}	$V_A=0\sim 5.5\text{V}$, $I_A=30\text{mA}$		0.1	0.2	Ω
AC Characteristics (Normal Speed Channel)						
Turn-On Time	T_{ON}	$V_A=1.5\text{V}$, $C_L=35\text{pF}$, $R_L=50\Omega$		200		nS
Turn-Off Time	T_{OFF}	$V_A=1.5\text{V}$, $C_L=35\text{pF}$, $R_L=50\Omega$		200		nS
Break-Before-Make time	T_{BBM}	$V_A=1.5\text{V}$, $C_L=35\text{pF}$, $R_L=50\Omega$		500		nS
-3dB Bandwidth	BW	$R_L=50\Omega$, $C_L=0\text{pF}$		600		MHZ
Off isolation	OIRR	$F=1\text{KHz}$, $R_L=50\Omega$		-81		dB
		$F=10\text{KHz}$, $R_L=50\Omega$		-80		dB
Crosstalk	Xtalk	$F=1\text{KHz}$, $R_L=50\Omega$		-83		dB
		$F=10\text{KHz}$, $R_L=50\Omega$		-82		dB
Total Harmonic Distortion	THD	$F=20\text{Hz to } 20\text{KHz}$ $V_A=600\text{mVp-p}$ @ $R_L=32\Omega$,		-80		dB
Capacitance (Normal Speed Channel)						
Off capacitance	C_{OFF}	$F=100\text{KHz}$, $V_{CC}=3.3$		5		pF
On capacitance	C_{ON}	$F=100\text{KHz}$, $V_{CC}=3.3$		7		pF

Notes:

- (1) Flatness is defined as the difference between maximum and minimum value of ON-resistance at the specified analog signal voltage points.
- (2) R_{ON} matching between channels is calculated by subtracting the channel with the lowest max Ron value from the channel with the highest max Ron value.
- (3) Crosstalk is inversely proportional to source impedance




Fig.1 Crosstalk Setup





Fig.2 OFF-isolation


11.Package Outline Dimensions(All dimensions in mm.)

(1) Package Type: QFN6x6-48L



SYMBOL	MILLIMETER		
	MIN	NOM	MAX
A	0.70	0.75	0.80
A1	—	0.02	0.05
b	0.15	0.20	0.25
c	0.18	0.20	0.23
D	5.90	6.00	6.10
D2	4.10	4.20	4.30
e	0.40BSC		
Ne	4.40BSC		
Nd	4.40BSC		
E	5.90	6.00	6.10
E2	4.10	4.20	4.30
L	0.35	0.40	0.45
h	0.30	0.35	0.40
L/F载体尺寸 (MIL.)	177*177		

(2) Top Marking Information



YY: Year (23=2023,24=2024...)

WW: Weekly (01-53)

FSW6860: mode

12.Important Notice And Disclaimer

- We reserves the right to change the instruction manual without prior notice.
- Any semiconductor product has a certain possibility of failure or malfunction under specific conditions. The buyer is responsible for complying with safety standards and taking safety measures when using our products for system design and overall manufacturing to avoid potential failure risks that may cause personal injury or property damage.
- The improvement of product quality is endless, our company will be dedicated to provide customers with better products.

13.Version Modification Record

Version Number	Revision
first edition	
V1.0	1. Update the Pin Configuration on page 2&3 2. Update the test condition and “On-Resistance for TX/RX” of “Electrical Characteristics” on page 6
V2.0	1.Update the “Pin Configuration” on page 2
V3.0	1.Update the “Order information”on page 2
V4.0	1.Update the Electrical Characteristics on page 7 2.Update the Features on page 1.
V5.0	1.Update the Important Notice And Disclaimer on page 12.
V5.1	1.Update the Top Making Information on page 11.