

9.5Ω , Low Voltage SPDT Analog Switch

Descriptions

The FSW3157A is a single, bidirectional, singlepole/ double-throw (SPDT) CMOS analog switch that is designed to operate from a single 1.8V to 5.5V supply. It features high-bandwidth (-3dB @900MHz) and low on-resistance (9.5 Ω TYP), Targeted applications for audio switching.

The FSW3157A features guaranteed on-resistance matching between switches and guaranteed onresistance flatness over the signal range. This ensures excellent linearity and low distortion when switching audio signals.

The FSW3157A is available in Green SOT23-6 and SOT363 package.

Features

- Supply Voltage Range: 1.8V to 5.5V
- On-Resistance: 9.5Ω (TYP)
- A Overrides VCC to Achieve True Isolation Even When Supply Is Dead
- Low Quiescent Current With Very Wide Supply Range (1.8V ~ 5.5V)
- High Bandwidth: -3dB @900MHz
- Operating Temperature Range: -40°C to +85°C
- Available in Green SOT23-6 and SOT363 Package

Applications

- Audio, Video, UART, USB2.0 Signal and Supply Routing
- Portable Instrumentation
- Battery-Operated Equipment
- Computer Peripherals
- Cell Phones
- PDAs
- MP3s



Order information

| Mode | Package | Package Specified Temperature range Ordering Number | | Packing Option | |
|----------|---------|---|---------------------|--------------------|--|
| FSW3157A | SOT23-6 | -40°C to +85°C | FSW3157AYSOT236G/TR | Tape and Reel,3000 | |
| | SOT363 | -40°C to +85°C | FSW3157AYSOT363G/TR | Tape and Reel,3000 | |

Pin Configuration



| Pin# | Pin Name | Description | |
|------|----------|--|--|
| 1 | B1 | Analog/Digital Signal Port (Normally open) | |
| 2 | GND | Ground | |
| 3 | B0 | Analog/Digital Signal Port (Normally closed) | |
| 4 | А | Common Signal Port | |
| 5 | VCC | Single Power Supply | |
| 6 | SEL | Logic Input Control | |

Function Table

| Logic Input | Function |
|-------------|----------|
| SEL=0 | B0=A |
| SEL=1 | B1=A |

Absolute Maximum Ratings⁽¹⁾

| Parameter | Symbol | Value | Unit |
|---|------------------|-----------|------|
| Supply Voltage | V _{CC} | -0.3~6.5 | V |
| Control Input Voltage | V _{SEL} | -0.3~6.5 | V |
| Continuous Current Through A, B0, B1 | | ± 100 | mA |
| Peak Current Through A, B0, B1 (pulsed at 1ms 50% duty cycle) | | ± 200 | mA |
| Storage Temperature Range | T _{STG} | -55 ~ 150 | °C |
| Junction Temperature under Bias | TJ | 150 | °C |
| Lead Temperature (Soldering, 10 seconds) | TL | 260 | °C |

FSW3157A



Note:

1. "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied.

ESD Ratings

| | | Value | Unit | |
|-----------------------------------|--|---------------|------|--|
| V(ESD) Electrostatic discharge | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins(1) | ±2000 | | |
| | Charged device model (CDM), per JEDEC specification JESD22-C101, all pins(2) | <u>+</u> 2000 | v | |

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

Recommend operating ratings

| Parameter | Symbol | Value | Unit |
|--------------------------|------------------|----------------|------|
| Supply Voltage Operating | V _{CC} | $1.8 \sim 5.5$ | V |
| Control Input Voltage | V _{SEL} | 0 ~ 5.5 | V |
| Input Signal Voltage | $V_{\rm A}$ | 0~5.5 | V |
| Operating Temperature | T _A | $-40 \sim +85$ | °C |

Electrical Characteristics

(V_{CC}= $2.5 \sim 5.5$ V, T_A = +25°C, unless otherwise noted.)

| Parameter | Symbol | conditions | Min. | Тур. | Max | Unit |
|----------------------------------|-------------------|--|------|------|------|------------|
| DC CHARACTERISTICS | | | | | | |
| | V _{IH} | V _{CC} =2.5V | 1 | | | N 7 |
| input logic nigh level | | V _{CC} =5V | 1.4 | | | v |
| Input logic low lovel | V- | V _{CC} =2.5V | | | 0.4 | V |
| Input logic low level | VIL | V _{CC} =5V | | | 0.6 | |
| Commission and comment | т | $V_{CC}=2.5V$, $V_{SEL}=0V$ or $V_{SEL}=V_{CC}$ | | | 11 | uA |
| Supply quiescent current | ICC | V_{CC} =5.5V, V_{SEL} =0V or V_{SEL} = V_{CC} | | | 25 | |
| | | V _{CC} =3.6V ,V _A =0.3V or 3.3V; | | | | |
| OII state leakage from A | IA | V _{CC} =5.5V ,V _A =1V or 4.5V; | | | ±200 | nA |
| to B0(or B1) | | $V_{SEL}=0V$ or V_{CC} | | | | |
| On-Resistance | R _{ON} | | | 9.5 | 13 | Ω |
| On-Resistance Flatness | R _{FLAT} | V_{CC} =3.3V or 5.5V, V_{SEL} =0V or V_{CC} , | | 0.05 | 0.1 | Ω |
| On-Resistance Matching | A D | V _A =0~5.5V, I _A =10mA | | 0.05 | 0.2 | 0 |
| Between Channels ΔR_{ON} | | | | 0.05 | 0.5 | 52 |
| AC CHARACTERISTICS | | | | | | |
| Turn-On Time | T _{ON} | V_{CC} =3.3V, V_A =1.5V, V_{SEL} =0V or V_{CC} | | 265 | | ns |
| Turn-Off Time | T _{OFF} | $C_L=33pF, R_L=300\Omega$ | | 240 | | ns |

3





| | | | _ | |
|------------------------|------------------|--|-------|------|
| Break-Before-Make time | T _{BBM} | | 520 | ns |
| -3dB Bandwidth | BW | V_{CC} =3.3V, R_L =50 Ω , C_L =5 pF | 900 | MHz |
| Off isolation | 0 | F=10MHz, R_L =50 Ω , C_L =5pF | -53 | dB |
| | UISO | F=500MHz, R_L =50 Ω , C_L =5pF | -22 | dB |

Test Circuits



Test Circuit 1. On-Resistance





FSW3157A















Test Circuit 6. -3dB Bandwidth



Package Outline Dimensions(All dimensions in mm.)

(1) Package Type: SOT23-6







FSW3157A



(2) Package Type: SOT363







Important Notice And Disclaimer

• We reserves the right to change the instruction manual without prior notice.

• Any semiconductor product has a certain possibility of failure or malfunction under specific conditions. The buyer is responsible for complying with safety standards and taking safety measures when using our products for system design and overall manufacturing to avoid potential failure risks that may cause personal injury or property damage.

• The improvement of product quality is endless, our company will be dedicated to provide customers with better products.

| Version Number | Revision | Date |
|----------------|--|------------|
| first edition | | |
| | 1. Update the On-Resistance on page 1&3. | |
| | 2. Update the Off state leakage from A to B0(or B1) on | |
| V1.0 | page 3. | 2025/05/16 |
| | 3. Update the On-Resistance Matching Between Channels | |
| | on page 4 | |

Version Modification Record