

Five-Channel Differential 2:1 USB 3.1 Super Speed 10Gbps &

Two Normal Speed Signal Mux/DeMux

Descriptions

The FSW6860 is a high-speed and normal-speed bidirectional passive switch in mux or demux configurations.

The FSW6860 suited for suited for USB Type-C™ application supporting USB 3.1 Gen 1 and Gen 2 data rates.Based on control pin SEL, the device provides switching on differential channels between Port A or Port B to Port COM. The FSW6860 is a generic analog differential passive switch that can work for any high-speed interface applications requiring a common mode voltage range of 0 to 2 V and differential signaling with differential amplitude up to 1800 mVpp. It employs adaptive tracking that ensures the channel remains unchanged for the entire common mode voltage range. Excellent dynamic characteristics of the device allow highspeed switching with mini-mum attenuation to the signal eye diagram with very little added jitter. It consumes <2mW of power when operational and has a shutdown mode exercisable by EN Pin resulting <20uW.

The FSW6860 normal speed signal is a single, bidirectional, single-pole/ double-throw (SPDT) CMOS analog switch. It target applications for audio switching. It features guaranteed on-resist-ance matching between switches and guaranteed on-resistance flatness over the signal range. This ensures excellent linearity and low distortion when switching audio signals.

Features

High Speed Channel:

- Five-Differential Channel 2:1 Mux/DeMux
- USB 3.1 Super Speed 10Gbps Switch
- USB 3.1 High Bandwidth: 10.87GHz @-3dB BW
- Supports both AC coupled and DC coupled signals
- Isolation: -40dB @ 2.0 Gbps
- Crosstalk: -31dB @ 2.0 Gbps
- ESD Tolerance: 2kV HBM
- Low bit-to-bit skew, Bidirectional

Normal Speed Signal:

- High Bandwidth: -3dB @700MHz
- High Off-Isolation: -100dB at 100KHz
- Low Channel to Channel Crosstalk: 97dB
 @100KHz

Applications

- USB Type-C Ecosystem
- Desktop and Notebook PCs
- Server/Storage Area Networks
- PCI Express Backplanes
- Shared I/O Ports

1


FPD LinkII and FPD LinkIII Switching




Order information

Mode Package		Specified Temperature range	Ordering Number	Packing Option	
FSW6860	QFN6x6-48L	-40°C to +85°C	FSW6860YQFN48G/TR	Tape and Reel,3000	

Application Information



Pin Configuration






Pin#	Pin Name	Signal Type	Description Description
1	NC	/	Not Connected
2	S11	I	Select Pin, See Truth Table L:Port A1 to B01 H:Port A1 to B11
3	VCC2	Power	Positive Supply Voltage
4	B11	I/O	Analog/Digital Signal Port1 (Normally open)
5	COMAN	I/O	Negative differential signal 1 for USB 3.1 port COM
6	COMAP	I/O	Positive differential signal 1 for USB 3.1 port COM
7	COMBN	I/O	Negative differential signal 2 for USB 3.1 port COM
8	COMBP	I/O	Positive differential signal 2 for USB 3.1 port COM
9	COMCN	I/O	Negative differential signal 3 for USB 3.1 port COM
10	COMCP	I/O	Positive differential signal 3 for USB 3.1 port COM
11	COMDN	I/O	Negative differential signal 4 for USB 3.1 port COM
12	COMDP	I/O	Positive differential signal 4 for USB 3.1 port COM
13	GND2	Ground	Power Ground
14	COMEN	I/O	Negative differential signal 5 for USB 3.1 port COM
15	COMEP	I/O	Positive differential signal 5 for USB 3.1 port COM
16	SEL	I	Select Pin, See Truth Table. L:Port COM to Port A H:Port COM toPort B
17	_EN	I	Enable Pin, Active Low
18	DA4P	I/O	Positive differential signal 4 for USB 3.1 port A
19	DA4N	I/O	Negative differential signal 4 for USB 3.1 port A
20	DA2P	I/O	Positive differential signal 2 for USB 3.1 port A
21	DA2N	I/O	Negative differential signal 2 for USB 3.1port A
22	DB3P	I/O	Positive differential signal 3 for USB 3.1 port B
23	DB3N	I/O	Negative differential signal 3 for USB 3.1 port B
24	GND3	Ground	Power Ground
25	DB4P	I/O	Positive differential signal 4 for USB 3.1 port B
26	DB4N	I/O	Negative differential signal 4 for USB 3.1 port B
27	DA3P	I/O	Positive differential signal 3 for USB 3.1 port A
28	DA3N	I/O	Negative differential signal 3 for USB 3.1port A
29	DB2P	I/O	Positive differential signal 2 for USB 3.1 port B
30	DB2N	I/O	Negative differential signal 2 for USB 3.1 port B
31	DB1P	I/O	Positive differential signal 1 for USB 3.1 port B
32	DB1N	I/O	Negative differential signal 1 for USB 3.1 port B
33	DB0P	I/O	Positive differential signal 0 for USB 3.1 port B
34	DB0N	I/O	Negative differential signal 0 for USB 3.1 port B
35	VCC3	Power	Positive Supply Voltage
36	GND4	Ground	Power Ground
37	NC	/	Not Connected
38	DA1P	I/O	Positive differential signal 1 for USB 3.1 port A
39	DA1N	I/O	Negative differential signal 1 for USB 3.1 port A




40	DA0P	I/O	Positive differential signal 0 for USB 3.1 port A
41	DA0N	I/O	Negative differential signal 0 for USB 3.1 port A
42	B02	I/O	Analog/Digital Signal Port2 (Normally closed)
43	A2	I/O	Common Signal Port2
44	B12	I/O	Analog/Digital Signal Port2 (Normally open)
45	VCC2	Power	Positive Supply Voltage
46	S12	I	Select Pin, See Truth Table L:Port A2 to B02 H:Port A2 to B12
47	B01	I/O	Analog/Digital Signal Port1 (Normally closed)
48	A1	I/O	Common Signal Port1

Block Diagram







Truth Table

_OE	SEL	Channel
High	X	X
Low	Low	A
Low	High	В
_OE	S11	Channel
High	X	X
Low	Low	B01
Low	High	B11
_OE	S12	Channel
High	X	X
Low	Low	B02
Low	High	B12

Maximum Ratings

(Above which useful life may be impaired. For user guidelines, not tested.)

Storage Temperature	-55°C to +150°C
Junction Temperature	125°C
High Spe	ed Channel
Supply Voltage to Ground Potential, VCC3	-0.5V to +5.5V
Super Speed Data Channel TX / RX	-0.5V to 3.8V
DC Input Voltage	-0.5V to VCC3
DC Output Current	50mA

FSW6860



Power Dissipation	300mW						
Normal Speed Channel							
Supply Voltage, VCC1, VCC2	-0.3~6.5V						
Control Input Voltage	-0.3 ~ 6.5V						
Continuous Current Through A1, B01, B11	±100 mA						
Continuous Current Through A2, B02, B12	± 100 mA						
Peak Current Through A1, B01, B11 (pulsed at 1ms 50% duty cycle)	±200mA						
Peak Current Through A1, B01, B11 (pulsed at 1ms 50% duty cycle)	±200mA						
Thermal resistance	350°C/W						

Notes:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Electrical Characteristics

(High speed channel,TA=25°C, VCC(VCC3)=3V, unless otherwise specified)

Parameter	Symbol	conditions	Min.	Тур.	Max.	Unit		
POWER SUPPLY (High Speed Channel)								
VCC Quiescent Current	I_Q	SEL=0 or VCC, _EN=0		28		uA		
Power-down Current	I_{PO}	SEL=0 or VCC, _EN=VCC			1	uA		
DC CHARACTERISTICS (High	Speed Chann	el)	•	•				
Input logic high	$V_{ m IH}$	VCC=1.8~4.5V	1.6			V		
Input logic low	V_{IL}	VCC=1.8~4.5V			0.4	V		
EN Internal pull-up resistor	R_{UP}			2		$M\Omega$		
SEL Internal pull-down resistor	R _{DN}			2		ΜΩ		
On-Resistance for TX/RX	R _{ON_HS}	V_{IS} = 1.5V I_{ON} =8mA		6.5	9.5	Ω		
On-Resistance for TA/KA		V_{IS} = 3V I_{ON} =8mA		8.2	11.5			
R _{ON} Matching Between Channels	R_{MATCH}	V_{IS} = 0 to 1.2V I_{ON} =8mA		0.1		Ω		
AC CHARACTERISTICS (High	Speed Chann	el)						
Enable Time EN to Output	t_{EN}	$R_L=50\Omega$ $C_L=0$ pF $V_{IS}=0.6$ V		80	150	uS		
Disable Time EN to Output	$t_{ m DIS}$	R_L =50 Ω C_L =0 pF V_{IS} = 0.6 V		40	250	nS		
Turn-On Time SEL to Output	$t_{\rm ON}$	$R_L=50\Omega$ $C_L=0$ pF $V_{IS}=0.6$ V		400	1200	nS		
Turn-Off Time SEL to Output	t _{OFF}	$R_L=50\Omega$ $C_L=0$ pF $V_{IS}=0.6$ V		130	800	nS		
Break-Before-Make Time	$t_{ m BBM}$	$R_L=50\Omega$ $C_L=0$ pF $V_{IS}=0.6$ V		250	500	nS		
Propagation Delay	t _{PD}	$R_L=50\Omega$ $C_L=0$ pF $V_{IS}=0.6$ V		0.25		nS		
Off Isolation	Off	$R_L = 50\Omega \text{ f} = 1.2\text{GHz V}_{IS} = 0.2\text{V}_{PP}, \text{ See Fig. 2}$		-27		dB		
Crosstalk	X _{TALK}	$R_L = 50\Omega \text{ f} = 1.2 \text{GHz V}_{IS} = 0.2 \text{V}_{PP}, \text{ See Fig. 1}$		-43		dB		
-3dB Bandwidth	BW_{-3dB}	R _L =50Ω C _L =0pF Signal 0dBm		10.87		GHz		



CAPACITANCE (High Speed Channel)						
Switch On Capacitance	C _{ON}	$V_{Bias} = 0.2V, f = 1.5GHz$		1.5		pF
Switch Off Capacitance	C _{OFF}	$V_{Bias} = 0.2V, f = 1.5GHz$		1.0		pF

(Normal Speed Channel, TA=25°C, VCC(VCC1,2)=3.3V, unless otherwise specified)

Parameter	Symbol	conditions	Min.	Тур.	Max	Unit
DC CHARACTERISTICS (Norm	nal Speed Cl	nannel)				
		VCC=3.3~5.5V	1.6			V
Input logic high level	$ m V_{IH}$	VCC=1.5~3.3V	1.4			V
T (1 : 1 1 1	17	VCC=3.3~5.5V			0.6	V
Input logic low level	$V_{ m IL}$	VCC=1.5~3.3V			0.4	V
Supply quiescent current	I_{CC}	I _A =0, V _{SEL} =0 or V _{SEL} =VCC			2.0	uA
Increase in I _{CC} per input	I _{CCT}	I _A =0, VCC=4.5V V _{SEL} >1.8 or V _{SEL} <0.5			2.0	uA
Off state leakage from A1 to B01 (or B11)	I_A	$V_A = 5.5V$, $V_{B01(or\ B11)} = 0V$			±2.0	uA
Off state leakage from A2 to B02 (or B12)	I_A	$V_A = 5.5V$, $V_{B02(or\ B12)} = 0V$			±2.0	uA
	R _{ON1}	$V_A = 0 \sim 0.5 V, I_A = 30 mA$		3.0	3.5	Ω
On-Resistance	R _{ON2}	V_A =0.5 ~ 2.0V, I_A =30mA		3.6	3.9	Ω
On-Resistance	R _{ON3}	V_A =2.0 ~ 4.0V, I_A =30mA		2.5	3.5	Ω
	R _{ON4}	V_A =4.0 ~ 5.5V, I_A =30mA		1.5	1.8	Ω
	R _{FLAT1}	V_A =0 ~ 0.5V, I_A =30mA		0.7		Ω
On-Resistance Flatness	R _{FLAT2}	V_A =0.5 ~ 2.0V, I_A =30mA		0.5		Ω
On-Resistance Flatness	R _{FLAT3}	$V_A=2.0 \sim 4.0 V, I_A=30 mA$		1.6		Ω
	R _{FLAT4}	V_A =4.0 ~ 5.5V, I_A =30mA		0.3		Ω
On-Resistance Matching Between Channels	Δ R _{ON}	V _A =0~5.5V, I _A =30mA		0.1	0.2	Ω
AC CHARACTERISTICS (Norm	nal Speed Cl	nannel)				
Turn-On Time	Ton	$V_A=1.5V$, $C_L=35pF$, $RL=50\Omega$		200		nS
Turn-Off Time	T _{OFF}	$V_A=1.5V, C_L=35pF, R_L=50\Omega$		200		nS
Break-Before-Make time	T_{BBM}	$V_A=1.5V, C_L=35pF, R_L=50\Omega$		500		nS
-3dB Bandwidth	BW	$R_L=50\Omega$, $C_L=0pF$		700		MHZ
000: 14:	OIDD	$F=1KHz$, $R_L=50\Omega$		-81		dB
Off isolation	OIRR	$F=10KHz, R_L=50\Omega$		-80		dB
Cwasstalls	Vtall.	$F=1KHz, R_L=50\Omega$		-83		dB
Crosstalk	Xtalk	$F=10KHz, R_L=50\Omega$		-82		dB
Total Harmonic Distortion THD		$F=20$ Hz to 20 KHz $V_A=600$ mVp-p $@R_L=32\Omega$,		-80		dB
CAPACITANCE (Normal Speed	Channel)					
Off capacitance	C _{OFF}	F=100KHz, VCC=3.3		5		pF
On capacitance	Con	F=100KHz, VCC=3.3		7		pF

Notes:

(1) Flatness is defined as the difference between maximum and minimum value of ON-resistance at the specified analog signal voltage points.



- (2) R_{ON} matching between channels is calculated by subtracting the channel with the lowest max Ron value from the channel with the highest max Ron value.
- (3) Crosstalk is inversely proportional to source impedance




Fig.1 Crosstalk Setup





Fig.2 OFF-isolation



Package Outline Dimensions(All dimensions in mm.)


(1) Package Type: QFN6x6-48L



SYMBOL	MILLIMETER				
SYMBOL	MIN	NOM	MAX		
Α	0.70	0.75	0.80		
A1	_	0.02	0.05		
b	0.15	0.20	0. 25		
с	0.18	0.20	0. 23		
D	5. 90	6.00	6. 10		
D2	4. 10	4.20	4. 30		
e	0	. 40BSC			
Ne		1. 40BSC			
Nd		1. 40BSC			
Е	5. 90	6.00	6. 10		
E2	4.10	4.20	4. 30		
L	0.35	0.40	0.45		
h	0.30	0.35	0.40		
./F载体尺寸 (MIL)		177*177			



(2) Top Marking Information



YY: Year (23=2023,24=2024...)

WW: Weekly (01-53)
AXX: Imternal ID Code

Version Modification Record

Version Number	Revision	Date
first edition		/
V1.0	 Update the Pin Configuration on page 2&3 Update the test condition and "On-Resistance for TX/RX" of "Electrical Characteristics" on page 6 	2024/07/18
V2.0	1.Update the "Pin Configuration" on page 2	2024/08/14
V3.0	1.Update the "Order information" on page 2	2024/08/22